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ABSTRACT   
We report on the development and characterization of the low-noise, low power, mixed analog-digital SIRIUS ASICs for 
both the LAD and WFM X-ray instruments of LOFT. The ASICs we developed are reading out large area silicon drift 
detectors (SDD). Stringent requirements in terms of noise (ENC of 17 e- to achieve an energy resolution on the LAD of 
200 eV FWHM at 6 keV) and power consumption (650 μW per channel) were basis for the ASICs design. These SIRIUS 
ASICs are developed to match SDD detectors characteristics: 16 channels ASICs adapted for the LAD (970 microns 
pitch) and 64 channels for the WFM (145 microns pitch) will be fabricated. The ASICs were developed with the 180nm 
mixed technology of TSMC. 
Keywords: mix ASIC, Xray, low power, low noise, CPA, shaper, LOFT, Analog Front End, high performance. 
 
1. INTRODUCTION 
1.1 Context of the development of the ASIC 
LOFT was proposed to ESA as the Cosmic Vision M3 mission [10], [14], and not selected. LOFT was dedicated to the 
study of strong field gravity and the equation of state of dense matter. LOFT consisted of two instruments: a Wide Field 
Monitor (WFM) and a Large Area Detector (LAD) [11]. Both were based of X-ray sensitive large area Silicon Drift 
Detectors (SDD) [13] to be read out by a low noise, low power, analog-digital ASIC developed under IRAP 
responsibility. The design was partially under contracted to Dolphin Integration under CNES funding. Stringent 
requirements on the noise performance were dictated by the low-energy threshold of the WFM (50 eV) and the spectral 
resolution of the LAD (200 eV FWHM at 6 keV and at -30°C). To match the large effective area of the LAD (10 m2), 
about 30000 16 channels flight ASICs were needed for LAD and 700 64 channels ASICs for the WFM. The instrument 
design is described in detail in reference [10] and [11]. In Figure 1-1, the two instruments are shown.  
Below we describe briefly the interfaces between the SIRIUS ASIC and SDD, discuss on the performance requirements, 
the SIRIUS 1 and SIRIUS 2 design, the test results of the first prototype, and the first test results of SIRIUS 2. We then 
conclude on possible improvements to further reduce the ENC.  
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Dead time < 1% / 0.5% @ 0.7 counts/s/anode 
Maximum count rate 10 / 20 counts/s/anode  
Total dose for mission duration 1 kRad Low earth equatorial orbit 
SEU rate per ASIC LET > 60 MeV This requirement is not a driver. (1 delatcher is implemented per 1/2 detector) 
Bit flip mitigation Yes Requires triplication of registers 
Detector type  Silicon Drift Detector (SDD) (LAD and WFM) 
SDD anode pitch 970 μm (LAD) 145 μm (WFM) 
Number of anodes per SDD 112 x 2 112 per side 
SDD capacitance  350fF (LAD), 81fF (WFM)  
SDD leaking current end of life  ~ 6.4pA (LAD), ~ 3pA (WFM)  
2. SIRIUS DESIGN 
Two ASICs have been developed and produced in 2 years, (see Table 2-1) demonstrating:  
- State-of-the-art electrical performances in term of noise of the Analog Front End 
- High reactivity of both Dolphin Integration and IRAP to cope with the design, characterization and 
improvement of the analog and digital design 
- The control of the interface of high performance analog blocs and digital back end in term of functionality and 
interference 
Tests on the SIRIUS2 are in progress…. 
 
Table 2-1: Sirius Odyssey 
State-of-the-art 2012 SIRIUS 1 : Q1-2013 SIRIUS 2 : Q2-2014 
Input charge range 500 eV – 50 keV 200 eV – 80 keV 200 eV – 80 keV 
ENC (at -30°C) < 30 electrons rms < 20 electrons < 20 electrons 
SDD EOL leakage current < 2 pA < 10 pA < 10 pA 
Shaping peak time 1-10 µs programmable  2-8 µs programmable 2-8 µs programmable 
ADC resolution 9-10 bits 13 bits 
Dead-time Not communicated 0.7 %  0.7 %  
Baseline restoration Not communicated 50 µs 50 µs 
 
 
2.1 Choice  of ASIC technology 
Two processes have been evaluated: a space qualified 0.18 μm technology from ATMEL and a commercial 0.18 μm 
analog process from TSMC. Although not space qualified, and not withstanding the lack of hardened libraries, TSMC 
offers significant advantages: frequent prototype shuttles (Multi Project Wafers: 10 per year vs 2 per year for Atmel), 
rich libraries and well characterized analog models. TSMC process was chosen for the fast turnaround. This fastens the 
availability of prototypes, securing characterization process and significantly reducing risks within the reduced time 
frame. The exact technology used is TSMC foundry, 180nm process, general purpose mixed-mode, 1.8v/3.3v, variant 
1P6M (1 layer for power distribution, 6 metal layer,), 4 Mx and 1 Mz metal stack configuration with MIM (1pF/μm2), 
deep NWELL option. 
At IRAP, we have used the facilities of AIME (Atelier Inter-universitaire de Micro/nano-Electronique) for the design 
(TSMC libraries, computers and tools) and Europractice IC Service, (offered by IMEC and Fraunhofer, for low-cost 
  
ASIC prototyping, Belgium) to interface with the TSMC foundry. 
The total radiation dose expected on the LOFT orbit is low, so there is no need for a hardened technology. The ASIC was 
designed using the TSMC rules to reduce the SEU effects and to increase the LET (Figure 2-1): guard ring around the 
various functions, ring of the opposite polarity around transistors when NMOS and PMOS transistors are close, increased 
distance of active zone from the pads when they are connected to a pad. 
 
 
Figure 2-1:  Detail of the layout showing the rules  (rings) used to reduce the susceptibility to latch-up 
 
2.2 Sirius 1 design 
The first test chip focused only on analog performance validation. 
Channel design 
Each channel (Figure 2-2 and Figure 2-3) includes a Charge Pulse amplifier (CPA) with a reset capability and a 
calibration circuit  (to allow gain calibration, functional and performance testing before coupling with the detector), a 
CR-RC2 Shaper and a Peak and Hold circuit (P&H)). Height identical analog chains are included in the ASIC, four of 
them at the LAD pitch and the 4 others at the WFM pitch. 
  
Figure 2-2: CPA and Shaper block diagram 
Charge Pulse Amplifier (CPA):  
It has been shown that resistance based leaky integrator can meet the critical specifications for LOFT project only with 
very large resistors practically difficult to use. So, a reset circuit has been developed to restore the base line after each 
event and when the baseline drift is such that a threshold is reach. A capacitor is used to inject charges for calibration 
purpose. CPA characteristics are: minimum gain 60dB, max power consumption 250μW, feedback capacitor 75fF. 
Shaper 
Pulse shaper is a single ended simple CR-RC2 semi Gaussian filter. Inverting configuration allows for a simple common 
mode voltage buffer with low drive requirements. Offset is less than 5 mV per amplifier. The time constant is set by a 
switched network capacitors and selection logic. This allows maintaining the input impedance (at high frequency) 
identical regardless τ. Four peaking time can be selected (2, 4, 6 and 8 μs). Shaper characteristics are: gain 8 (first stage) 
and gain 5 (second stage), max power consumption 200μW. 
Peak and Hold 
Various designs have been studied and we retain a peak detector and switched capacitor based hold amplifier. A 
switched capacitor hold suffers from switch injection errors, but careful design keep the remaining errors low enough. 
Peak detection is performed by voltage derivation and zero detection, and for best performance, separate Peak detection 
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equipment. One thousand identical charges are injected for each injection level. The mean value of the output voltage is 
computed and the sigma of the distribution of the 1000 measures. The value of noise is computed from this sigma value. 
It is not varying much according to the injected level. We repeated the same measures at various temperatures (see 
Figure 3-5). The ENC is decreasing with the temperature to reach 16.5 e- below -30°C. 
 
 
Figure 3-5: Variation of the mean noise of the ASIC alone, versus temperature, to be compared with the post-layout 
simulations: 27,3 e-  @ +25°C and 13 e- @ -30°C 
3.4 Performances after Integration with a SDD detector 
Test setup and test board 
The SDD with LAD pitch on one side and WFM pitch on the other (4" FBK detector) is mounted on a board developed 
by DPNC (University of Geneva). It is enclosed in a metallic box. On the picture (Figure 3-6), four ASIC are visible on 
the bottom and two on the top. Their inputs are directly bonded to the detector anodes. 
 
Figure 3-6: Test board. The SDD Detector is in the middle. On the bottom of the detector (LAD side of the SDD), 4 
SIRIUS1 ASICs are glued and bonded directly to the anodes of the SDD, and on the top of the detector (WFM side), 2 
other SIRIUS1 ASICs are also glued and bonded. 
Spectra from (buffered) shaper output  
With a very simple setup a spectra is collected from one channel of the SIRIUS1 ASIC connected to an anode of the 
LAD side of the SDD. The shaped signal (2 μs peaking time) of ASIC #4/ Channel 1 was directly connected to a 
multichannel analyzer. Figure 3-7 below shows the spectrum acquired. 
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Both ENC due to thermal noise and ENC due to 1/f noise are proportional to Ct. As CM is the larger capacitance in the 
expression of Ct, a way to reduce the ENC due to the ASIC is to reduce the Miller capacitance by decreasing the value of 
the feedback capacitance. The results of the simulations are presented in Figure 4-2. 
 
Finally we checked the ENC of the ASIC in the actual configuration (Cf=75fF) compared with a lower value (Cf=28fF) 
in the operating temperature range and for various values of the peaking time (Figure 4-3). The very low ENC that we 
obtain is at the limit of the silicon technology and so shall be considered with a great care. However a significant 
improvement is achieved.  
 
 
Figure 4-3: Simulations of the ENC of the ASIC versus temperature, for feedback capacitor 75fF (continuous lines) and 
28fF (doted lines) for 4 values of the shaper peaking time (2, 4, 6, 8μs). 
4.2 Consequences for LOFT 
We have demonstrated that we can achieve the ENC requirement, which is critical for LOFT performances. Other 
important consequence for the design of the LOFT Front End Electronics is that the detector capacitance (350fF for 
LAD) has not a big effect on the ENC, neither the stray capacitance due to the bonding (70fF), nor ESD protection 
circuit placed at the input of the CPA (100 fF). The larger effect is due to the Miller capacitance. 
Other possibilities for reducing the ENC have been considered (optimization of W and L, third order shaper, CR2-RC2 
shaper). Acting on the feedback capacitor looks the easier and efficient way to reduce the ASIC ENC but these other 
solutions can be considered, particularly the third order shaper, because it is filtering the 3 noise sources and so, is the 
only way to reduce the ENC due to the detector shot noise. 
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